

HT46R53/HT46R54 A/D Type 8-Bit OTP MCU

Technical Document

- Tools Information
- FAQs
- Application Note
 - HA0003E Communicating between the HT48 & HT46 Series MCUs and the HT93LC46 EEPROM
 - HA0004E HT48 & HT46 MCU UART Software Implementation Method
 - HA0084E NiMH Battery Charger Demo Board Using the HT46R52

Features

- Low-power fully static CMOS design
- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- Program Memory: 2K×14 OTP (HT46R53) 4K×15 OTP (HT46R54)
- Data memory: 88×8 RAM
- A/D converter: 12bits×8Ch External A/D converter reference voltage input pin
- 22 bidirectional I/O lines
- 1 interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 7-stage prescaler


- On-chip crystal and RC oscillator
- 6-level subroutine nesting
- · Watchdog Timer
- Low voltage reset function
- HALT function
- Up to $0.5 \mu s$ instruction cycle with 8MHz system clock at $V_{DD}{=}5V$
- 1-channel 8-bit PWM output shared with an I/O line
- PFD function
- Bit manipulation instruction
- Table read instruction
- 63 powerful instructions
- · All instructions in one or two machine cycles
- 28-pin SKDIP/SOP package

General Description


The HT46R53/HT46R54 are 8-bit high performance, RISC architecture microcontroller devices specifically designed for A/D applications that interface directly to analog signals, such as those from sensors. The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, multi-channel A/D converter, Pulse Width Modulation function, HALT and wake-up functions, watchdog timer, as well as low cost, enhance the versatility of these devices to suit a wide range of A/D application possibilities such as sensor signal processing, chargers, motor driving, industrial control, consumer products, subsystem controllers, etc.



Block Diagram



Pin Assignment





Pin Description

Pin Name	I/O	Options	Description
PA0~PA2 PA3/PFD PA4/TMR PA5/INT PA6~PA7	I/O	Pull-high Wake-up PA3 or PFD	Bidirectional 8-bit input/output port. Each individual bit on this port can be configured as a wake-up input by configuration option. Software instructions determine if the pin is a CMOS output or Schmitt trigger input. Configuration options determine which pin on this port have pull-high resistors. The PFD, TMR and external interrupt input are pin-shared with PA3, PA4, and PA5 respectively.
PB0/AN0~ PB7/AN7	I/O	Pull-high	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with or without pull-high resistor. Configuration options determine which pin on this port have pull-high resistors. PB is pin-shared with the A/D input pins. The A/D inputs are selected via software instructions Once selected as an A/D input, the I/O function and pull-high resistor functions are disabled automatically.
PC0~PC4	I/O	Pull-high	Bidirectional 5-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with or without pull-high resistor. Configuration options determine which pin on this port have pull-high resistors.
PD0/PWM	I/O	Pull-high PD0 or PWM	Bidirectional 1-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with or without pull-high resistor. One configuration option determines which pin on this port has pull-high resistor. PD0 is pin-shared with the PWM output selected via configuration option.
OSC1 OSC2	 0	Crystal or RC	OSC1, OSC2 are connected to an external RC network or external crystal (determined by configuration option) for the internal system clock. For external RC system clock operation, OSC2 is an output pin for 1/4 system clock.
RES	I	_	Schmitt trigger reset input, active low.
VDD	_		Positive power supply
VSS	_		Negative power supply, ground
VREF	I		A/D Converter Reference Input voltage pins. Connect this pin to the desired A/D reference voltage.

Absolute Maximum Ratings

Supply VoltageV _{SS} =0.3V to V _{SS} +6.0V	/	Storage Temperature50°C to 125°C
Input VoltageV _{SS} -0.3V to V _{DD} +0.3V	/	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Ta=25°C

Course al	Demonster		Test Conditions	Min	Тур.	Max.	Unit
Symbol	Parameter	V_{DD}	Conditions	Min.			Unit
V			f _{SYS} =4MHz	2.2	_	5.5	V
V _{DD}	Operating Voltage		f _{SYS} =8MHz	3.3	_	5.5	V
1	On anothing Commant (Constal OCC)	3V	No load, f _{SYS} =4MHz		0.6	1.5	mA
I _{DD1}	Operating Current (Crystal OSC)	5V	ADC disabled		2	4	mA
1	Operating Current (DC OSC)	3V	No load, f _{SYS} =4MHz		0.8	1.5	mA
I _{DD2}	Operating Current (RC OSC)	5V	ADC disabled		2.5	4	mA
I _{DD3}	Operating Current	5V	No load, f _{SYS} =8MHz ADC disabled	_	4	8	mA
I	Standby Current (MDT Enchlad)	3V			_	5	μA
I _{STB1}	Standby Current (WDT Enabled)	5V	No load, system HALT		_	10	μA
I	Standby Current	3V				1	μA
I _{STB2}	(WDT & AD Disabled)	5V	No load, system HALT			2	μA
V _{IL1}	Input Low Voltage for I/O Ports, TMR and INT			0	_	0.3V _{DD}	V
V _{IH1}	Input High Voltage for I/O Ports, TMR and INT	_	_	0.7V _{DD}	_	V _{DD}	V
V _{IL2}	Input Low Voltage (RES)			0	_	$0.4V_{DD}$	V
V _{IH2}	Input High Voltage (RES)			$0.9V_{DD}$		V _{DD}	V
V _{LVR}	Low Voltage Reset Voltage		Configuration option: 3V	2.7	3	3.3	V
1	I/O Port Sink Current	3V	V _{OL} =0.1V _{DD}	4	8		mA
I _{OL}		5V		10	20	_	mA
1	I/O Port Source Current	3V	V _{OH} =0.9V _{DD}	-2	-4		mA
I _{OH}	I/O Port Source Current	5V	VOH-0.9VDD	-5	-10		mA
Paul	Bull high Posistones of I/O Ports	3V		20	60	100	kΩ
R _{PH}	Pull-high Resistance of I/O Ports	5V	_	10	30	50	kΩ
V _{AD}	A/D Input Voltage		—	0	_	V _{REF}	V
V _{REF}	ADC Input Reference Voltage Range			1.2	_	VDD	V
DNL	ADC Differential Non-Linear		_	_		±2	LSB
INL	ADC Integral Non-Linear			_	±2.5	<u>±</u> 4	LSB
RESOLU	Resolution			_	_	12	Bits
1	Additional Power Consumption	3V		_	0.5	1	mA
I _{ADC}	if A/D Converter is Used	5V		_	1.5	3	mA



A.C. Characteristics

Ta=25°C

Cumhal	Devementer		Test Conditions	N4:	True	Mari	11	
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit	
f	System Cleak (Crystel OSC)	_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS}	System Clock (Crystal OSC)	_	3.3V~5.5V	400	_	8000	kHz	
£		_	2.2V~5.5V	0	_	4000	kHz	
f _{TIMER}	Timer I/P Frequency (TMR)		3.3V~5.5V	0	_	8000	kHz	
+	Wetch do a Occillator Dariad	3V		45	90	180	μs	
twdtosc	Watchdog Oscillator Period	5V		32	65	130	μs	
t _{RES}	External Reset Low Pulse Width	_	_	1	_	_	μs	
t _{SST}	System Start-up Timer Period	_	Wake-up from HALT	_	1024	_	t _{SYS}	
t _{INT}	Interrupt Pulse Width		_	1	_	_	μs	
t _{AD}	A/D Clock Period	_		1	_	_	μs	
t _{ADC}	A/D Conversion Time			_	80		t _{AD}	
t _{ADCS}	A/D Sampling Time	_			32		t _{AD}	

Note: t_{SYS}=1/f_{SYS}



Functional Description

Execution Flow

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of 4 system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch and decoding takes an instruction cycle while execution take the next instruction cycle. The pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

Program Counter – PC

For HT46R53, the program counter (PC) is 11 bits wide and controls the sequence in which the instructions stored in the program ROM are executed. The contents of the PC can specify a maximum of 2048 addresses.


For HT46R54, the program counter (PC) is 12 bits wide

and controls the sequence in which the instructions stored in the program ROM are executed. The contents of the PC can specify a maximum of 4096 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupts, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed to the next instruction.



Mode		Program Counter										
Mode	*b11	*b10	*b9	*b8	*b7	*b6	*b5	*b4	*b3	*b2	*b1	*b0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	0	0	1	0	0	0
A/D Converter Interrupt	0	0	0	0	0	0	0	0	1	1	0	0
Skip	Program Counter+2											
Loading PCL	PC11	PC10	PC9	PC8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Execution Flow

Program Counter

Note: *b11~*b0: Program counter bits

S11~S0: Stack register bits

#11~#0: Instruction code bits

@7~@0: PCL bits, PC11~PC8: Original PC counter, remain unchanged

For the HT46R53, the program counter is 11 bits wide ($b0 \sim b10$), the b11 column in the table are not applicable. For the HT46R54, the program counter is 12 bits wide, i.e. from $b0 \sim b11$.



The lower byte of the PC (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination is within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

Program Memory – EPROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 2048×14 (HT46R53), or 4096×15 (HT46R54) bits, addressed by the Program Counter and table pointer.

Certain locations in the ROM are reserved for special usage:

Location 000H

This location is reserved for program initialization. After a chip reset, the program always begins execution at location 000H.

Location 004H

This location is reserved for the external interrupt service program. If the $\overline{\text{INT}}$ input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at this location.

Location 008H


This location is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

• Location 00CH

Location 00CH is reserved for the A/D converter interrupt service program. If an A/D converter interrupt results from an end of A/D conversion, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Table location

Any location in the program memory can be used as look-up tables. The instructions "TABRDC [m]" (the



Program Memory

Instruction	Table Location											
Instruction	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: b11~b0: Table location bits

P11~P8: Current program counter bits

@7~@0: Table pointer bits

For the HT46R53, since the program counter is 11 bits wide (b0~b10), the b11 columns in the table are not applicable

For the HT46R54, the TABRDC program counter is 12 bits wide. From b0~b11



current page) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). The lower-order byte table pointer TBLP (07H) are read/write registers, which indicate the table locations. Before accessing the table, the location has to be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (interrupt service routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. Given this, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both main routine and the ISR, the interrupt should be disabled prior to the table read instruction. It will not be enabled until the TBLH in the main routine has been backed-up. All table related instructions require 2 cvcles to complete the operation.


Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 6 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At the state of a subroutine call or an interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of the subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure more easily. If the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 6 return addresses are stored).

Data Memory – RAM

The data memory (RAM) is designed with 113×8 bits, and is divided into two functional groups, namely; special function registers (25×8 bits) and general purpose data memory (88×8bit) most of which are readable/writable, although some are read only. Of the two types of functional groups, the special function registers consist of an Indirect addressing register 0 (00H), a Memory pointer register 0 (MP0;01H), an Indirect addressing register 1 (02H), a Memory pointer register 1 (MP1;03H), an Accumulator (ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register



RAM Mapping

(TBLH;08H), a Status register (STATUS;0AH), an Interrupt control register (INTC;0BH), a Timer/Event Counter (TMR:0DH), a Timer/Event Counter control register (TMRC;0EH), PWM data register (PWM;1AH), the A/D result lower-order byte register (ADRL;20H), the A/D result higher-order byte register (ADRH;21H), the A/D control register (ADCR:22H), the A/D clock setting register (ACSR;23H), I/O registers (PA;12H, PB;14H, PC;16H, PD;18H), and I/O control registers (PAC;13H, PBC;15H, PCC; 17H, PDC;19H). The remaining space before the 28H is reserved for future expanded usage and reading these locations will return the result "00H". The general purpose data memory, addressed from 28H to 7FH, is used for data and control information under instruction commands. All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP0;01H or MP1;03H).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] ([02H]) will access the data memory pointed to by MP0 (MP1). Reading location 00H (02H) itself indirectly will return the result "00H". Writing indirectly results in no operation. The memory pointer registers (MP0 and MP1) are 7-bit registers.

Accumulator – ACC

The accumulator closely relates to ALU operations. It is also mapped to location "05H" of the data memory which can operate with immediate data. The data movement between two data memories has to pass through the accumulator.

Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO and PDF flags. Addition operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "HALT" or "CLR WDT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction.

The Z, OV, AC, and C flags reflect the status of the latest operations. On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

Interrupts

The device provides an external interrupt, an internal timer/event counter interrupt, and an A/D converter interrupt. The interrupt control register (INTC;0BH) contains the interrupt control bits to set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain inter-

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6, 7		Unused bit, read as "0"

Status (0AH) Register



rupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of $\overline{\text{INT}}$ and the related interrupt request flag (EIF; bit 4 of the INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location "04H" will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal Timer/Event Counter interrupt is initialized by setting the Timer/Event Counter interrupt request flag (TF; bit 5 of the INTC), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the TF bit is set, a subroutine call to location "08H" occurs. The related interrupt request flag (TF) is reset, and the EMI bit is cleared to disable further maskable interrupts.

The A/D converter interrupt is initialized by setting the A/D converter request flag (ADF; bit 6 of the INTC), caused by an end of A/D conversion. When the interrupt is enabled, the stack is not full and the ADF is set, a subroutine call to location "0CH" will occur. The related interrupt request flag (ADF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter Overflow	2	08H
A/D Converter Interrupt	3	0CH

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), A/D converter request flag (ADF), enable timer/event counter bit (ETI), enable external interrupt bit (EEI), enable A/D converter interrupt bit (EADI), and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which are located at "0BH" in the data memory. EMI, EEI, ETI, and EADI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF, and ADF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.


Bit No.	Label	Function
0	EMI	Controls the master (global) interrupt (1= enable; 0= disable)
1	EEI	Controls the external interrupt (1= enable; 0= disable)
2	ETI	Controls the Timer/Event Counter interrupt (1= enable; 0= disable)
3	EADI	Control the A/D converter interrupt (1= enable; 0= disable)
4	EIF	External interrupt request flag (1= active; 0= inactive)
5	TF	Internal Timer/Event Counter request flag (1= active; 0= inactive)
6	ADF	A/D converter request flag (1= active; 0= inactive)
7		For test mode used only. Must be written as "0"; otherwise may result in unpredictable operation.

INTC (0BH) Register



Oscillator Configuration

There are two oscillator circuits in the microcontroller.



Both of them are designed for system clocks, namely the external RC oscillator and the external Crystal oscillator, which are determined by options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VSS is required and the resistance must range from $30k\Omega$ to $750k\Omega$. The system clock, divided by 4, is available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is therefore not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required (If the oscillator can be disabled by options to conserve power).

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works with a period of approximately 65µs at 5V. The WDT oscillator can be disabled by option to conserve power.

Watchdog Timer – WDT


The clock source of the WDT is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4) decided by options. This timer is designed to prevent a software mal-function or sequence jumping to an unknown location with unpredictable results. The watchdog timer can be disabled by an option. If the watchdog timer is disabled, all the executions related to the WDT result in no operation.

The WDT clock (f_S) is further divided by an internal counter to give longer watchdog time-outs. In the case of HT46R53/Ht46R54 devices, the division ratio can be varied by selecting different configuration options to give 2^{12} to 2^{15} division ratio range.

Once an internal WDT oscillator (RC oscillator with period of 65μ s normally) is selected, it is divided by 2^{16} to get the time-out period of approximately 4.3s. This time-out period may vary with temperature, VDD and process variations.

If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

The WDT overflow under normal operation will initialize a "chip reset" and set the status bit TO. Whereas in the HALT mode, the overflow will initialize a "warm reset" wherein only the Program Counter and SP are reset to zero. To clear the contents of the WDT, three methods are adopted; external reset (a low level to RES), software instructions, or a HALT instruction. The software instructions include "CLR WDT" and the other set CLR WDT1 and CLR WDT2. Of these two types of instruction, only one can be active depending on the option – "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must



be executed to clear the WDT; otherwise, the WDT may reset the chip because of time-out.

If the WDT division option is selected to $f_S/2^{16}$, the WDT time-out period is fixed to $f_S/2^{16}$, because the "CLR WDT" or "CLR WDT1" and "CLR WDT2" instructions will clear the whole counter of the WDT.

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator is turned off but the WDT oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and registers remain unchanged
- The WDT and WDT prescaler will be cleared to zero. If the WDT clock source is from the RTC/WDT oscillator, the WDT will remain active, and if the WDT clock source is f_{SYS}/4, the WDT will stop running.
- All of the I/O ports maintain their original status
- The PDF flag is set and the TO flag is cleared

The system quits the HALT mode by way of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After examining the TO and PDF flags, the cause for a chip reset can be determined. The PDF flag is cleared by system power-up or by executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. On the other hand, the TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the Program Counter and SP, and leaves the others in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. On the other hand, awakening from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program resumes execution at the next instruction. But if the interrupt is enabled, and the stack is not full, the regular interrupt response takes place. When an interrupt request flag is set before entering the "HALT" status, the system cannot be awakened using that interrupt. If wake-up events occur, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period is inserted after the wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution is delayed by more than one cycle. However, if the Wake-up results in the next instruction execution, the execution will be performed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which a reset may occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT differs from other chip reset conditions, for it can perform a "warm reset" that resets only the Program Counter and SP, leaving the other circuits at their original state. Some registers remain unaffected during any other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. Examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT


Note: "u" stands for "unchanged"


To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or $\overline{\text{RES}}$ reset) or the system awakes from the HALT state. When a system reset occurs, the SST delay is added during the reset period. Any wake-up from the HALT will enable the SST delay. An extra option load time delay is added during system reset (Power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).

The functional unit chip reset status are shown below.


Program Counter	000H
Interrupt	Disable
Prescaler, Divider	Cleared
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
Stack Pointer	Points to the top of the stack








Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.





Reset Configuration

Register	Reset(Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	นน-น นนนน
Program Counter	0000H	0000H	0000H	0000H	0000H
MP0	-xxx xxxx	-xxx xxxx	-xxx xxxx	-xxx xxxx	-uuu uuuu
MP1	-xxx xxxx	-xxx xxxx	-xxx xxxx	-xxx xxxx	-uuu uuuu
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	XXXX XXXX	นนนน นนนน	นนนน นนนน	uuuu uuuu	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
РВ	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	1 1111	1 1111	1 1111	1 1111	u uuuu
PCC	1 1111	1 1111	1 1111	1 1111	u uuuu
PD	1	1	1	1	u
PDC	1	1	1	1	u
PWM	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
ADRL	xxxx	xxxx	xxxx	xxxx	uuuu
ADRH	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
ADCR	0100 0000	0100 0000	0100 0000	0100 0000	นนนน นนนน
ACSR	00	00	00	00	uu

The register states are summarized below:

Note: "*" stands for "warm reset"

"u" stands for "unchanged"

"x" stands for "unknown"

Timer/Event Counter

Only one timer/event counter (TMR) are implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or an internal clock source. An internal clock source comes from f_{SYS} . The external clock input allows the user to count external events, measure time intervals or pulse widths, or to generate an accurate time base.

There are two registers related to the Timer/event counter; TMR (0DH), TMRC (0EH). Writing TMR will transfer the specified data to timer/event counter registers. Reading the TMR will read the contents of the timer/event counter. The TMRC is a control register, which defines the operating mode, counting enable or disable and an active edge.

The TM0 and TM1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR), and the counting is based on the internal selected clock source.


In the event count or timer mode, the timer/event counter starts counting at the current contents in the timer/event counter and ends at FFH. Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (TF; bit 5 of the INTC). In the pulse width measurement mode with the values of the TON and TE bits equal to 1, after the TMR has received a transient from low to high (or high to low if the TE bit is "0"), it will start counting until the TMR returns to the original level and resets the TON. The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only 1-cycle measurement can be made until the TON is set. The cycle measurement will re-operate as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting not according to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

To enable the counting operation, the Timer ON bit (TON; bit 4 of the TMRC) should be set to "1". In the pulse width measurement mode, the TON is automatically cleared after the measurement cycle is completed. But in the other two modes, the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources and can also be applied to a PFD (Programmable Frequency Divider) output at PA3 by options. No matter what the operation mode is, writing a "0" to ETI (bit2 of the INTC) disables the related interrupt service. When the PFD function is selected, executing "SET [PA].3" instruction to enable the PFD output and executing "CLR [PA].3" instruction to disable the PFD output.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turn on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs.

When the timer/event counter (TMR) is read, the clock is blocked to avoid errors, as this may results in a counting error. Blocking of the clock issue should be taken into account by the programmer. It is strongly recommended to load a desired value into the TMR register first, before turning on the related timer/event counter, for proper operation since the initial value of TMR is unknown. Due to the timer/event scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally.

The bit0~bit2 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of the timer/event counter. The definitions are as shown. The overflow signal of the timer/event counter can be used to generate the PFD signal. The timer prescaler is also used as the PWM counter.



8-Bit Timer/Event Counter Structure




Bit No.	Label	Function
0 1 2	PSC0 PSC1 PSC2	$ Defines the prescaler stages, PSC2, PSC1, PSC0= \\ 000: f_{INT}=f_{SYS} \\ 001: f_{INT}=f_{SYS}/2 \\ 010: f_{INT}=f_{SYS}/4 \\ 011: f_{INT}=f_{SYS}/8 \\ 100: f_{INT}=f_{SYS}/16 \\ 101: f_{INT}=f_{SYS}/32 \\ 110: f_{INT}=f_{SYS}/64 \\ 111: f_{INT}=f_{SYS}/128 $
3	TE	Defines the TMR active edge of the timer/event counter: In Event Counter Mode (TM1,TM0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (TM1,TM0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	TON	Enable/disable timer counting (0=disable; 1=enable)
5		Unused bit, read as "0"
6 7	TM0 TM1	Defines the operating mode, TM1, TM0: 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC (0EH) Register

Input/Output Ports

There are 22 bidirectional input/output lines in the microcontroller, labeled as PA, PB, PC and PD, which are mapped to the data memory of [12H], [14H], [16H] and [18H] respectively. All of these I/O ports can be used for input and output operations. For input opera-

tion, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H or 18H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.



Each I/O line has its own control register (PAC, PBC, PCC, PDC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H and 19H.

After a chip reset, these input/output lines remain at high levels or floating state (dependent on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H or 18H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. Each I/O port has a pull-high option. Once the pull-high option is selected, the I/O port has a pull-high resistor, otherwise, there's none. Take note that a non-pull-high I/O port operating in input mode will cause a floating state.

The PA3, PA4 and PA5 are pin-shared with PFD, TMR and INT pins respectively.

If the PFD option is selected, the output signal in output mode of PA3 will be the PFD signal generated by the timer/event counter overflow signal. The input mode always remain in its original functions. Once the PFD option is selected, the PFD output signal is controlled by the PA3 data register only. The I/O functions of PA3 are shown below.

l/O	l/P	O/P	l/P	O/P	
Mode	(Normal)	(Normal)	(PFD)	(PFD)	
PA3	Logical	Logical	Logical	PFD	
	Input	Output	Input	(Timer on)	

Note: The PFD frequency is the timer/event counter overflow frequency divided by 2.

The definitions of the PFD control signal and PFD output frequency are listed in the following table.

Timer	Timer Preload Value	PA3 Data Register		Frequency
OFF	Х	0	0	х
OFF	Х	1	U	х
ON	N	0	0	х
ON	N	1	PFD	f _{INT} /(2×(256-N))

Note: "X" stands for "unused"

"U" stands for "unknown"

"N" is the preload value for the timer/event counter

 $"f_{\mathsf{TMR}}"$ is the input clock frequency for the timer/event counter

The PB can also be used as A/D converter inputs. The A/D function will be described later. There is a PWM function shared with PD0. If the PWM function is enabled, the PWM signal will appear on PD0 (if PD0 is operating in output mode). The I/O functions of PD0 are as shown.

I/O	l/P	O/P	l/P	O/P
Mode	(Normal)	(Normal)	(PWM)	(PWM)
PD0	Logical Input	Logical Output	Logical Input	PWM

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.

PWM

The microcontroller provides one channel PWM output shared with PD0. The PWM supports (7+1) or (6+2) modes which are selected by configuration option. The PWM channel has their data register denoted as PWM(1AH). The frequency source of the PWM counter comes from f_{SYS} . The PWM register is an 8-bit register. The waveforms of the PWM outputs are as shown. Once the PD0 are selected as the PWM outputs and the output function of the PD0 are enabled (PDC.0= "0"), writing "1" to PD0 data register will enable the PWM output function and writing "0" will force the PD0 to stay at "0".

A (6+2) bits mode PWM cycle is divided into four modulation cycles (modulation cycle 0~modulation cycle 3). Each modulation cycle has 64 PWM input clock period. In a (6+2) bit PWM function, the contents of the PWM



register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.2. The group 2 is denoted by AC which is the value of PWM.1~PWM.0. In a (6+2) bits mode PWM cycle, the duty cycle of each modulation cycle is shown in the table.


Parameter	AC (0 3)	Duty Cycle
Modulation cycle i	i AC	DC+1 64
(i=0~3)	i AC	DC 64

A (7+1) bits mode PWM cycle is divided into two modulation cycles (modulation cycle0~modulation cycle 1). Each modulation cycle has 128 PWM input clock period. In a (7+1) bits PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.1. The group 2 is denoted by AC which is the value of PWM.0. In a (7+1) bits mode PWM cycle, the duty cycle of each modulation cycle is shown in the table.


Parameter	AC (0 1)	Duty Cycle
Modulation cycle i	i AC	DC+1 128
(i=0~1)	i AC	DC 128

The modulation frequency, cycle frequency and cycle duty of the PWM output signal are summarized in the following table.

	PWM Cycle Frequency	PWM Cycle Duty
f_{SYS} /64 for (6+2) bits mode f_{SYS} /128 for (7+1) bits mode	f _{SYS} /256	[PWM]/256









A/D Converter

The 8 channels 12-bit resolution A/D converter are implemented in this microcontroller.

The A/D converter contains 4 special registers which are; ADRL (20H), ADRH (21H), ADCR (22H) and ACSR (23H). The ADRH and ADRL are A/D result register higher-order byte and lower-order byte and are read-only. After the A/D conversion is completed, the ADRH and ADRL should be read to get the conversion result data. The ADCR is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D conversion control bit and the end of A/D conversion flag. If the users want to start an A/D conversion, define PB configuration, select the converted analog channel, and give START bit a raising edge and falling edge $(0 \rightarrow 1 \rightarrow 0)$. At the end of A/D conversion, the EOCB bit is cleared and an A/D converter interrupt occurs (if the A/D converter interrupt is enabled). The ACSR is A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. The bit2~bit0 of the are used to select an analog input channel. There are a total of eight channels to select. The bit5~bit3 of the ADCR are used to set PB configurations. PB can be an analog input or as digital I/O line determined by these 3 bits. Once a PB line is selected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled and the A/D converter circuit is powered on. The EOCB bit (bit6 of the ADCR) is end of A/D conversion flag. Check this bit to know when the A/D conversion is completed.

The START bit of the ADCR is used to begin the conversion of the A/D converter. Giving START bit a rising edge and falling edge means that the A/D conversion has started. In order to ensure that the A/D conversion is completed, the START should remain at "0" until the EOCB is cleared to "0" (end of A/D conversion). Bit 7 of the ACSR register is used for test purposes only and must not be used for other purposes by the application program. Bit1 and bit0 of the ACSR register are used to select the A/D clock source.

When the A/D conversion has completed, the A/D interrupt request flag will be set. The EOCB bit is set to "1" when the START bit is set from "0" to "1".

Important Note for A/D initialisation:

Special care must be taken to initialise the A/D converter each time the Port B A/D channel selection bits are modified, otherwise the EOCB flag may be in an undefined condition. An A/D initialisation is implemented by setting the START bit high and then clearing it to zero within 10 instruction cycles of the Port B channel selection bits being modified. Note that if the Port B channel selection bits are all cleared to zero then an A/D initialisation is not required.

Bit No.	Label	Function
0 1	ADCS0 ADCS1	Selects the A/D converter clock source 00= system clock/2 01= system clock/8 10= system clock/32 11= undefined
2~6		Unused bit, read as "0"
7	TEST	For test mode used only

ACSR (23H) Register

	. , ,						
Bit No.	Label	Function					
0 1 2	ACS0 ACS1 ACS2	Defines the analog channel select					
3 4 5	PCR0 PCR1 PCR2	Defines the port B configuration se- lect. If PCR0, PCR1 and PCR2 are all zero, the ADC circuit is powered off to reduce power consumption					
6	EOCB	Indicates end of A/D conversion. (0= end of A/D conversion) Each time bits 3~5 change state the A/D should be initialised by issuing a START signal, otherwise the EOCB flag may have an undefined condition. See "Important note for A/D initialis- ation".					
7	START	Starts the A/D conversion. $0\rightarrow 1\rightarrow 0$ = Start $0\rightarrow 1$ = Reset A/D converter and set EOCB to "1".					

ADCR (22H) Register

ACS2	ACS1	ACS0	Analog Channel
0	0	0	AN0
0	0	1	AN1
0	1	0	AN2
0	1	1	AN3
1	0	0	AN4
1	0	1	AN5
1	1	0	AN6
1	1	1	AN7

Analog Input Channel Selection

Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
ADRL (20H)	D3	D2	D1	D0	0	0	0	0
ADRH (21H)	D11	D10	D9	D8	D7	D6	D5	D4


Note: D0~D11 is A/D conversion result data bit LSB~MSB.



HT46R53/HT46R54

PCR2	PCR1	PCR0	7	6	5	4	3	2	1	0
0	0	0	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
0	0	1	PB7	PB6	PB5	PB4	PB3	PB2	PB1	AN0
0	1	0	PB7	PB6	PB5	PB4	PB3	PB2	AN1	AN0
0	1	1	PB7	PB6	PB5	PB4	PB3	AN2	AN1	AN0
1	0	0	PB7	PB6	PB5	PB4	AN3	AN2	AN1	AN0
1	0	1	PB7	PB6	PB5	AN4	AN3	AN2	AN1	AN0
1	1	0	PB7	PB6	AN5	AN4	AN3	AN2	AN1	AN0
1	1	1	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0

Port B Configuration



A/D Conversion Timing

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example:	using EOCB	Polling Method to detect end of conversion
olr		· diaphla ADC interrupt

clr	EADI a,00000001B	; disable ADC interrupt
mov mov	ACSR,a	; setup the ACSR register to select $f_{SYS}/8$ as the A/D clock
mov	a,00100000B	; setup ADCR register to configure Port PB0~PB3 as A/D inputs
mov	ADCR,a	; and select AN0 to be connected to the A/D converter
mov	:	
	:	; As the Port B channel bits have changed the following START ; signal (0-1-0) must be issued within 10 instruction cycles
	:	
Start_con		
clr	START	
set	START	; reset A/D
clr	START	; start A/D
Polling_E		
SZ	EOCB	; poll the ADCR register EOCB bit to detect end of A/D conversion
jmp	polling_EOC	; continue polling
mov	a,ADRH	; read conversion result high byte value from the ADRH register
mov	adrh_buffer,a	; save result to user defined memory
mov	a,ADRL	; read conversion result low byte value from the ADRL register
mov	adrl_buffer,a	; save result to user defined memory
	:	
	:	
jmp	start_conversion	; start next A/D conversion



Exa	ample: u clr mov	sing Interrupt Method to EADI a,00000001B	detect end of conversion ; disable ADC interrupt
	mov	ACSR,a	; setup the ACSR register to select $f_{\mbox{\scriptsize SYS}}/8$ as the A/D clock
	mov mov	a,00100000B ADCR,a	; setup ADCR register to configure Port PB0~PB3 as A/D inputs ; and select AN0 to be connected to the A/D converter
			; As the Port B channel bits have changed the following START ; signal (0-1-0) must be issued within 10 instruction cycles
Sta	rt_conve		
	clr	START	A manage A /D
	set clr	START START	; reset A/D : start A/D
	clr	ADF	; clear ADC interrupt request flag
	set	EADI	; enable ADC interrupt
	set	EMI	; enable global interrupt
		:	
		:	
	DC inter C ISR:	rupt service routine	
	mov	acc_stack,a	; save ACC to user defined memory
	mov mov	a,STATUS status stack,a	; save STATUS to user defined memory
	mov	:	
	mov	a,ADRH	; read conversion result high byte value from the ADRH register
	mov	adrh_buffer,a	; save result to user defined register
	mov	a,ADRL	; read conversion result low byte value from the ADRL register
	mov	adrl_buffer,a	; save result to user defined register
	clr set	START START	; reset A/D
	clr	START	; start A/D
		:	
		:	
ΕX	T_INT_		
	mov mov	a,status_stack STATUS,a	; restore STATUS from user defined memory
	mov	a,acc_stack	; restore ACC from user defined memory
	reti		

Low Voltage Reset – LVR


There is a low voltage reset circuit (LVR) implemented in the microcontrollers. The function can be enabled/disabled by options.

If the supply voltage of the device is within the range $0.9V \sim V_{LVR}$ such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage (0.9V~V_{LVR}) has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.
- The LVR uses the "OR" function with the external RES signal to perform chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



Low Voltage Reset

- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
 - *2: Since low voltage state has to be maintained in its original state for over 1ms, therefore after 1ms delay, the device enters the reset mode.


Options

The following shows kinds of options in the device. ALL the options must be defined to ensure having a proper functioning system.

Options
OSC type selection. This option is to decide if an RC or crystal oscillator is chosen as system clock.
WDT source selection. There are three types of selection: on-chip RC oscillator, instruction clock or disable the WDT.
CLRWDT times selection. This option defines how to clear the WDT by instruction. "One time" means that the "CLR WDT" instruction can clear the WDT. "Two times" means only if both of the "CLR WDT1" and "CLR WDT2" instructions have been executed, then WDT can be cleared.
Wake-up selection. This option defines the wake-up function activity. External I/O pins (PA only) all have the capability to wake-up the chip from a HALT by a falling edge. (Bit option)
Pull-high selection. This option is to decide whether a pull-high resistance is visible or not in the input mode of the I/O ports. PA is bit op- tion; PB, PC and PD are port option.
PFD selection. PA3: Level output or PFD output.
PWM selection: (7+1) or (6+2) mode PD0: level output or PWM output
WDT time-out period selection. There are four types of selection: WDT clock source divided by 2 ¹² , 2 ¹³ , 2 ¹⁴ and 2 ¹⁵
LVR selection. Enable or disable LVR function.



Application Circuits



The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

C1, C2	R1
0pF	10kΩ
10pF	12kΩ
0pF	10kΩ
25pF	10kΩ
25pF	10kΩ
35pF	27 kΩ
300pF	9.1kΩ
300pF	10kΩ
300pF	10kΩ
-	0pF 10pF 0pF 25pF 25pF 35pF 300pF 300pF

The function of the resistor R1 is to ensure that the oscillator will switch off should low voltage conditions occur. Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.

"*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.

Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic	1		
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBC A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	1 ⁽¹⁾	С
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c} 1\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)}\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	Z Z Z Z Z Z Z Z Z Z Z
Increment & D	Decrement		
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \end{array}$	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	$2^{(1)}$	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	5		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ , PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

- m: Data memory address
- A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- $\sqrt{}$: Flag is affected
- -: Flag is not affected
- ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- $^{(3)}\!\!:{}^{(1)}$ and $^{(2)}\!\!$
- ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data	memory a	nd carry to		mulator		
Description			specified on specified of the result of the				the carry
Operation	$ACC \leftarrow A$	CC+[m]+C)				
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
			\checkmark	\checkmark	\checkmark	\checkmark	
DCM A,[m]	Add the a	ccumulato	r and carr	γ to data r	nemory		
Description			specified on specified of the specified				l the carry y.
peration	$[m] \gets AC$	C+[m]+C					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
			\checkmark	\checkmark	\checkmark	\checkmark	
NDD A,[m]	Add data	memory to	the accur	nulator			
escription					orv and the	e accumul	ator are ad
Comption -		he accum					
Operation	$ACC \leftarrow A$	CC+[m]					
ffected flag(s)							
	ТО	PDF	OV	Z	AC	С	
	_		\checkmark	\checkmark	\checkmark	\checkmark	
	Addimme	diata data	to the acc	umulator			
ADD A,x	Add IIIIIIe		i to the act	unnulator			
Second at 1	The sector						
Description	The conte accumula		accumulate	or and the	specified o	data are ao	lded, leavi
	accumula	tor.	accumulate	or and the	specified o	data are a	lded, leavi
Operation		tor.	accumulate	or and the	specified o	data are a	lded, leavi
Operation	accumula	tor.	accumulato	or and the	specified o	data are ao	lded, leavi
Operation	accumula ACC ← A	tor. CC+x					lded, leavii
Description Operation Affected flag(s)	accumula ACC ← A TO 	tor. CC+x PDF	OV V	Z√	AC √	С	lded, leaviı
Operation Affected flag(s) ADDM A,[m]	accumula ACC ← A TO Add the a	tor. CC+x PDF ccumulato	OV √ r to the da	Z √ ta memor	AC √ y	C √	
Operation Affected flag(s)	accumula ACC ← A TO Add the a	tor. CC+x PDF 	OV √ r to the da	Z √ ta memor	AC √ y	C √	lded, leavin
Operation Affected flag(s) ADDM A,[m] Description	accumula ACC ← A TO — Add the a The conte	tor. CC+x PDF 	OV √ r to the da	Z √ ta memor	AC √ y	C √	
Operation Affected flag(s) ADDM A,[m] Description Operation	accumula ACC ← A TO Add the a The conte stored in t	tor. CC+x PDF 	OV √ r to the da	Z √ ta memor	AC √ y	C √	
Operation	accumula ACC ← A TO Add the a The conte stored in t	tor. CC+x PDF 	OV √ r to the da	Z √ ta memor	AC √ y	C √	



AND A,[m] Logical AND accumulator with data memory
Description Data in the accumulator and the specified data memory performeration. The result is stored in the accumulator.
Operation ACC ← ACC "AND" [m]
Affected flag(s)
TO PDF OV Z AC C
AND A,x Logical AND immediate data to the accumulator
Description Data in the accumulator and the specified data perform a bit The result is stored in the accumulator.
Operation $ACC \leftarrow ACC "AND" x$
Affected flag(s)
TO PDF OV Z AC C
ANDM A,[m] Logical AND data memory with the accumulator
Description Data in the specified data memory and the accumulator perfo eration. The result is stored in the data memory.
Operation [m] ← ACC "AND" [m]
Affected flag(s)
TO PDF OV Z AC C
CALL addr Subroutine call
Description The instruction unconditionally calls a subroutine located at program counter increments once to obtain the address of the this onto the stack. The indicated address is then loaded. P with the instruction at this address.
Operation Stack ← Program Counter+1 Program Counter ← addr
Affected flag(s)
TO PDF OV Z AC C
CLR [m] Clear data memory
Description The contents of the specified data memory are cleared to 0.
Operation $[m] \leftarrow 00H$
Affected flag(s)
TO PDF OV Z AC C



CLR [m].i	Clear bit c	of data me	mory				
Description	The bit i o	f the spec	ified data ı	memory is	cleared to	0.	
Operation	[m].i ← 0						
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		_			_		
CLR WDT	Clear Wat	chdog Tin	ner				
Description	The WDT cleared.	is cleared	(clears the	e WDT). Ti	he power d	lown bit (l	
Operation	WDT $\leftarrow 0$ PDF and ⁻						
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
	0	0	_		_		
CLR WDT1	Preclear V	Vatchdog	Timer				
Description Operation	Together with CLR WDT2, clears the WDT. PDF and TO are also clear of this instruction without the other preclear instruction just sets the indic plies this instruction has been executed and the TO and PDF flags rer WDT \leftarrow 00H*						
	PDF and	1O ← 0*					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	TO 0*	PDF 0*	0V	Z	AC	C	
CLR WDT2		0*		Z 	AC	C	
CLR WDT2 Description	0* Preclear V Together v of this ins	0* Vatchdog vith CLR V truction w	Timer WDT1, clea	ars the WI	 DT. PDF ar lear instru	nd TO are	
	0* Preclear V Together v of this ins	0* Vatchdog vith CLR V truction w nstruction 0H*	Timer NDT1, clea	ars the WI	 DT. PDF ar lear instru	nd TO are	
Description	0^* Preclear W Together W of this ins plies this i WDT ← 0	0* Vatchdog vith CLR V truction w nstruction 0H*	Timer NDT1, clea	ars the WI	 DT. PDF ar lear instru	nd TO are	
Description Operation	0^* Preclear W Together W of this ins plies this i WDT ← 0	0* Vatchdog vith CLR V truction w nstruction 0H*	Timer NDT1, clea	ars the WI	 DT. PDF ar lear instru	nd TO are	
Description Operation	0^* Preclear W Together W of this ins plies this i WDT ← 0 PDF and	0^* Vatchdog vith CLR V truction w nstruction 0H* TO $\leftarrow 0^*$	Timer WDT1, clea ithout the o has been	ars the WI other prec executed	DT. PDF and the Transformed th	nd TO are ction, set O and PE	
Description Operation	0^* Preclear V Together v of this ins plies this i WDT $\leftarrow 0$ PDF and T	0^* Vatchdog vith CLR V truction w nstruction 0H* TO $\leftarrow 0^*$ PDF 0*	Timer MDT1, clea ithout the o has been OV	ars the WI other prec executed	DT. PDF and the Transformed th	nd TO are ction, set O and PE	
Description Operation Affected flag(s)	0^* Preclear W Together w of this ins plies this i WDT ← 0 PDF and $^{-1}$ TO 0^*	0^* Vatchdog vith CLR V truction w nstruction 0H* TO \leftarrow 0* PDF 0* ent data n of the spece	Timer WDT1, clea ithout the o has been OV OV	ars the WI other prec executed Z memory i	DT. PDF and lear instruand the Transformation of the Transformatio	nd TO are ction, set O and PE C C complem	
Description Operation Affected flag(s)	0^* Preclear V Together v of this inst plies this i WDT $\leftarrow 0$ PDF and $\overline{0}^*$ Complement Each bit of	0^* Vatchdog vith CLR V truction w nstruction 0H* TO \leftarrow 0* PDF 0* ent data n of the spece	Timer WDT1, clea ithout the o has been OV OV	ars the WI other prec executed Z memory i	DT. PDF and lear instruand the Transformation of the Transformatio	nd TO are ction, set O and PE C C complem	
Description Operation Affected flag(s) CPL [m] Description	0^* Preclear W Together w of this ins plies this i WDT ← 0 PDF and $^{\circ}$ TO 0^* Complement Each bit of which prec	0^* Vatchdog vith CLR V truction w nstruction 0H* TO \leftarrow 0* PDF 0* ent data n of the spece	Timer WDT1, clea ithout the o has been OV OV	ars the WI other prec executed Z memory i	DT. PDF and lear instrue and the Tree AC	nd TO are ction, set O and PE C C complem	
Description Operation Affected flag(s) CPL [m] Description Operation	0^* Preclear W Together w of this ins plies this i WDT ← 0 PDF and $^{\circ}$ TO 0^* Complement Each bit of which prec	0^* Vatchdog vith CLR V truction w nstruction 0H* TO \leftarrow 0* PDF 0* ent data n of the spece	Timer WDT1, clea ithout the o has been OV OV	ars the WI other prec executed Z memory i	DT. PDF and lear instrue and the Tree AC	nd TO are ction, set O and PE C C complem	



	0	and all a first states				accumula	
CPLA [m]	Compleme		•	•			
Description	which previ	iously cor	ntained a 1	are chang	ged to 0 an	d vice-ver	ented (1's complement). sa. The complemented re emory remain unchanged
Operation	ACC $\leftarrow [m]$]					
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	_
	_	—	—	\checkmark		—	
DAA [m]	Decimal-Ad	djust accu	umulator fo	or addition			
Description	lator is divi carry (AC1) justment is	ded into t) will be do done by a or C) is set	wo nibble: one if the leadding 6 to t; otherwis	s. Each nil ow nibble o the origir e the origir	bble is adj of the accu nal value if nal value re	usted to th mulator is the origin emains un	Decimal) code. The accu he BCD code and an inte s greater than 9. The BCD al value is greater than 9 achanged. The result is sto ted.
Operation	If ACC.3~A then [m].3~ else [m].3~	-[m].0 ←	(ACC.3~A				
	and If ACC.7~A then [m].7~ else [m].7~	-[m].4 ← .	ACC.7~A	CC.4+6+A			
Affected flag(s)	If ACC.7~A then [m].7~	-[m].4 ← .	ACC.7~A	CC.4+6+A			
Affected flag(s)	If ACC.7~A then [m].7~	-[m].4 ← .	ACC.7~A	CC.4+6+A		C]
Affected flag(s)	If ACC.7~A then [m].7~ else [m].7~	~[m].4 ← / ·[m].4 ← /	ACC.7~A(ACC.7~A(CC.4+6+A CC.4+AC1	,C=C	С √	
	If ACC.7~A then [m].7~ else [m].7~ TO	-[m].4 ← / ·[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV	CC.4+6+A CC.4+AC1	,C=C	-	
DEC [m]	If ACC.7~A then [m].7~ else [m].7~ TO Decrement	-[m].4 ← / -[m].4 ← / PDF 	ACC.7~AC	CC.4+6+A CC.4+AC1 Z	,C=C AC —	√	
	If ACC.7~A then [m].7~ else [m].7~ TO Decrement Data in the	r[m].4 ← / r[m].4 ← / PDF t data me	ACC.7~AC	CC.4+6+A CC.4+AC1 Z	,C=C AC —	√	
DEC [m] Description Operation	If ACC.7~A then [m].7~ else [m].7~ TO Decrement	r[m].4 ← / r[m].4 ← / PDF t data me	ACC.7~AC	CC.4+6+A CC.4+AC1 Z	,C=C AC —	√	
DEC [m] Description	If ACC.7~A then [m].7~ else [m].7~ TO Decrement Data in the	r[m].4 ← / r[m].4 ← / PDF t data me	ACC.7~AC	CC.4+6+A CC.4+AC1 Z	,C=C AC —	√]
DEC [m] Description Operation	If ACC.7~A then [m].7~ else [m].7~ TO — Decrement Data in the [m] \leftarrow [m]–	-[m].4 ← / -[m].4 ← / PDF t data men specifiec 1	ACC.7~AC	CC.4+6+A CC.4+AC1 Z 	,C=C AC — cremented	√ by 1.]
DEC [m] Description Operation Affected flag(s)	If ACC.7~A then [m].7~ else [m].7~ TO Decrement Data in the $[m] \leftarrow [m]-$ TO -	-[m].4 ← / -[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV — mory d data mer OV —	CC.4+6+A CC.4+AC1 Z mory is der Z √	,C=C AC — cremented AC —	√ by 1.]
DEC [m] Description Operation Affected flag(s)	If ACC.7~A then [m].7~ else [m].7~ TO — Decrement Data in the [m] \leftarrow [m]– TO — Decrement	-[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV mory d data mer OV OV	CC.4+6+A CC.4+AC1 Z mory is der Z √ place resu	,C=C AC — Cremented AC — It in the ad	√ I by 1. C —	
DEC [m] Description Operation Affected flag(s)	If ACC.7~A then [m].7~ else [m].7~ TO — Decrement Data in the [m] \leftarrow [m]– TO — Decrement	r[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV — mory I data mer OV — mory and data mer	CC.4+6+A CC.4+AC1 Z nory is dec Z √ place resu	,C=C AC Cremented AC It in the ac remented I	√ by 1. C — ccumulato by 1, leavi]] or ng the result in the accum
DEC [m] Description Operation Affected flag(s)	If ACC.7~A then [m].7~ else [m].7~ TO — Decrement Data in the [m] \leftarrow [m]– TO — Decrement Data in the	r[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV — mory I data mer OV — mory and data mer	CC.4+6+A CC.4+AC1 Z nory is dec Z √ place resu	,C=C AC Cremented AC It in the ac remented I	√ by 1. C — ccumulato by 1, leavi	
DEC [m] Description Operation Affected flag(s) DECA [m] Description	If ACC.7~A then [m].7~ else [m].7~ TO Decrement Data in the $[m] \leftarrow [m]$ - TO Decrement Data in the tor. The con	r[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV — mory I data mer OV — mory and data mer	CC.4+6+A CC.4+AC1 Z nory is dec Z √ place resu	,C=C AC Cremented AC It in the ac remented I	√ by 1. C — ccumulato by 1, leavi	
DEC [m] Description Operation Affected flag(s) DECA [m] Description Operation	If ACC.7~A then [m].7~ else [m].7~ TO Decrement Data in the $[m] \leftarrow [m]$ - TO Decrement Data in the tor. The con	r[m].4 ← / PDF 	ACC.7~AC ACC.7~AC OV — mory I data mer OV — mory and data mer	CC.4+6+A CC.4+AC1 Z nory is dec Z √ place resu	,C=C AC Cremented AC It in the ac remented I	√ by 1. C — ccumulato by 1, leavi	



	F (
HALT	•	ver down r				<i>cc</i> . 1
Description	the RAM a	and registe	ers are reta	n execution ained. The time-out bi	WDT and	prescaler
Operation	Program 0 PDF \leftarrow 1 TO \leftarrow 0	Counter ←	- Program	Counter+	1	
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0	1	_		_	
INC [m]	Incremen	t data mer	nory			
Description	Data in th	e specifie	d data mei	mory is inc	remented	by 1
Operation	[m] ← [m]	+1				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_		_	\checkmark		_
Description Operation Affected flag(s)		ontents of		nory is incr nemory rei Z √		
JMP addr	Directly ju	mp				
Description			er are repla this destir	aced with th nation.	he directly	-specified
Operation Affected flag(s)	Program	Counter ←	-addr			
, mooted hag(e)	то	PDF	OV	Z	AC	С
MOV A,[m]	Move dat	a memory	to the acc	umulator		
Description	The conte	ents of the	specified	data mem	ory are co	pied to the
Operation	$ACC \leftarrow [r]$	n]				
Affected flag(s)	-					
0()	ТО	PDF	OV	Z	AC	С
	_		_	_		
	L	1	1	1	1	1



Description							nulator.
Operation	$ACC \leftarrow x$						
Affected flag(s)							-
	ТО	PDF	OV	Z	AC	С	_
	—						
MOV [m],A	Move the	accumula	tor to data	memory			
Description	The conte memories		accumulat	or are cop	ied to the s	specified o	data memory (one of t
Operation	[m] ←AC0						
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С]
]
NOP	No operat	ion					
Description			ormed. Ex	ecution co	ontinues w	ith the nex	kt instruction.
Operation		-	- Program				
Affected flag(s)	egiuni (
, moored mag(o)	ТО	PDF	OV	Z	AC	С]
							-
]
OR A,[m]	Logical Ol	R accumu	lator with c	lata memo	ory]
	Data in th	e accumu	lator and t	ne specifie	ed data me		」 e of the data memori∉ he accumulator.
Description	Data in th	e accumu wise logica	lator and tl al_OR ope	ne specifie	ed data me		
Description Operation	Data in the form a bite	e accumu wise logica	lator and tl al_OR ope	ne specifie	ed data me		
Description Operation	Data in the form a bite	e accumu wise logica	lator and tl al_OR ope	ne specifie	ed data me		
Description Operation	Data in the form a bite ACC \leftarrow A	e accumu wise logica CC ″OR″	lator and tl al_OR ope [m]	ne specifie ration. Th	ed data me e result is	stored in t	
OR A,[m] Description Operation Affected flag(s) OR A,x	Data in the form a bite ACC ← A TO	e accumu wise logica CC "OR" PDF 	lator and tl al_OR ope [m]	ne specifie ration. The Z √	AC	stored in t	
Description Operation Affected flag(s) OR A,x	Data in the form a bits ACC ← A TO Logical OI Data in th	e accumul wise logica CC "OR" PDF R immedia e accumu	lator and ti al_OR ope [m] OV 	ne specifi∉ ration. The Z √ the accur he specifi	AC	C	
Description Operation Affected flag(s) OR A,x Description	Data in the form a bits ACC ← A TO Logical OI Data in th	e accumul wise logica CC "OR" PDF R immedia e accumu	lator and the lator and the lator and the lator and the late data to late the late data to late	ne specifi∉ ration. The Z √ the accur he specifi	AC	C	he accumulator.
Description Operation Affected flag(s) OR A,x Description	Data in the form a bits ACC ← A TO Logical OI Data in th	e accumul wise logica CC "OR" PDF 	lator and ti al_OR ope [m] OV ate data to lator and t in the accu	ne specifi∉ ration. The Z √ the accur he specifi	AC	C	he accumulator.
Description Operation Affected flag(s)	Data in the form a bits ACC \leftarrow A TO Logical OI Data in th The result ACC \leftarrow A	e accumul wise logica CC "OR" PDF — R immedia e accumu t is stored CC "OR" :	lator and ti al_OR ope [m] OV 	ne specifie ration. The Z √ the accur he specifi umulator.	AC A	C C erform a b	he accumulator.
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bits ACC ← A TO Logical OI Data in th The result	e accumul wise logica CC "OR" PDF 	lator and ti al_OR ope [m] OV ate data to lator and t in the accu	ne specifie ration. The Z √ the accur he specifi umulator. Z	AC	C	he accumulator.
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bits ACC \leftarrow A TO Logical OI Data in th The result ACC \leftarrow A	e accumul wise logica CC "OR" PDF — R immedia e accumu t is stored CC "OR" :	lator and ti al_OR ope [m] OV 	ne specifie ration. The Z √ the accur he specifi umulator.	AC A	C C erform a b	he accumulator.
Description Operation Affected flag(s) OR A,x Description Operation	Data in the form a bits ACC \leftarrow A TO Logical OI Data in th The result ACC \leftarrow A TO TO	e accumul wise logica CC "OR" PDF — R immedia e accumu t is stored CC "OR" : PDF —	lator and ti al_OR ope [m] OV 	the specific ration. The Z the accur he specifi umulator. Z 	AC AC AC AC AC	C C erform a b	he accumulator.
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m]	Data in the form a bits ACC \leftarrow A TO Logical OI Data in th The result ACC \leftarrow A TO TO Logical OI Data in th	e accumul wise logica CC "OR" PDF 	lator and the al_OR operation of the algorithm of the accurate data to and the accurate data to and the accurate data to the accurate data to and the accurate data to and the accurate data to and the accurate data to accurate d	the accur z the accur he specifi unulator. z the accun e of the o	AC	C C C C C C C C C C C C C C C C C C C	the accumulator.
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description	Data in the form a bits $ACC \leftarrow A$ TO \Box Logical OI Data in th The result $ACC \leftarrow A$ TO \Box Logical OI Data in th bitwise log	e accumul wise logica CC "OR" PDF — R immedia e accumu t is stored CC "OR" : PDF — R data me ne data me ne data me	lator and ti al_OR ope [m] OV ate data to lator and t in the accu x OV OV emory with emory (on operation.	the accur z the accur he specifi unulator. z the accun e of the o	AC	C C C C C C C C C C C C C C C C C C C	the accumulator.
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m] Description Operation	Data in the form a bits ACC \leftarrow A TO Logical OI Data in th The result ACC \leftarrow A TO TO Logical OI Data in th	e accumul wise logica CC "OR" PDF — R immedia e accumu t is stored CC "OR" : PDF — R data me ne data me ne data me	lator and ti al_OR ope [m] OV ate data to lator and t in the accu x OV OV emory with emory (on operation.	the accur z the accur he specifi unulator. z the accun e of the o	AC	C C erform a b C C ories) and	the accumulator.
Description Operation Affected flag(s) OR A,x Description Operation Affected flag(s) ORM A,[m]	Data in the form a bits $ACC \leftarrow A$ TO \Box Logical OI Data in th The result $ACC \leftarrow A$ TO \Box Logical OI Data in th bitwise log	e accumul wise logica CC "OR" PDF — R immedia e accumu t is stored CC "OR" : PDF — R data me ne data me ne data me	lator and ti al_OR ope [m] OV ate data to lator and t in the accu x OV OV emory with emory (on operation.	the accur z the accur he specifi unulator. z the accun e of the o	AC	C C erform a b C C ories) and	the accumulator.



RET	Return fro	om subrou	tine			
Description	The prog	ram count	er is restor	ed from th	ie stack. T	his is a 2-
Operation	Program	Counter ←	 Stack 			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
RET A,x	Return ar	nd place in	nmediate c	lata in the	accumula	ator
Description		am counte immediate		ed from the	e stack and	d the accur
Operation	$\begin{array}{l} Program \\ ACC \leftarrow x \end{array}$	Counter ←	 Stack 			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	_	_	_	_
RETI	Return fro	om interru	ot			
Description			er is restor enable ma			nd interrup ot bit.
Operation	Program EMI ← 1	Counter ←	 Stack 			
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
		_	_	—	_	_
RL [m]	Rotate da	ata memor	y left			
Description				ata memo	ry are rota	ated 1 bit le
Operation		← [m].i; [m	n].i:bit i of t			
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
		_	_	_	_	
RLA [m]	Rotate da	ata memor	y left and p	olace resu	It in the ad	ccumulator
Description		•		•		eft with bit 7 the data n
Operation	ACC.(i+1 ACC.0 ←		[m].i:bit i of	f the data	memory (i	=0~6)
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С



RLC [m]	Rotate da	ta memor	/ left throu	oh carrv		
Description	The conte	ents of the e carry bit;	specified c	lata memo	•	
Operation	[m].(i+1) ∢ [m].0 ← C C ← [m].7].i:bit i of tl	ne data m	emory (i=0)~6)
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	C
RLCA [m]	Rotate lef	t through o	carry and p	olace resu	It in the ac	cumulator
Description	carry bit a	e specified ind the orig umulator b	ginal carry	flag is rota	ited into bi	t 0 positio
Operation	ACC.(i+1) ACC.0 ← C ← [m].7		m].i:bit i of	the data i	memory (i=	=0~6)
Affected flag(s)	TO		01	_		
	то	PDF	OV	Z	AC	C √
						N
RR [m]	Rotate da	ta memor	y right			
Description	The conte	ents of the s	specified d	ata memo	ry are rotat	ted 1 bit rig
Operation	[m].i ← [n [m].7 ← [ı	า].(i+1); [m ml.0].i:bit i of tl	ne data m	emory (i=0)~6)
Affected flag(s)	[] 、 [.].0				
	то	PDF	OV	Z	AC	С
		_	—	—	—	_
RRA [m]	Rotate rig	ht and pla	ce result ir	n the accu	mulator	
Description	Data in th	e specified d result in t	d data mer	nory is rot	ated 1 bit r	-
Operation	ACC.(i) ← ACC.7 ←	- [m].(i+1); [m].0	[m].i:bit i d	of the data	memory	(i=0~6)
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
				—		
RRC [m]	Rotate da	ta memor	y right thro	ugh carry		
Description		ents of the) replaces				
Operation	[m].i ← [n [m].7 ← C C ← [m].0].i:bit i of tl	he data m	emory (i=0	0~6)
Affected flag(s)	то		01/	7	A.C.	
	то	PDF	OV	Z	AC	C
			_	_	_	\checkmark



RRCA [m]	Rotate rig	ht through	n carry and	l place res	sult in the a	accumulat
Description	the carry l	bit and the	original ca	arry flag is	the carry fl rotated int of the dat	o the bit 7
Operation	ACC.i ← ACC.7 ← C ← [m].0	С	[m].i:bit i of	f the data	memory (i	=0~6)
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			_			\checkmark
SBC A,[m]	Subtract of	data memo	ory and ca	rry from th	ne accumu	lator
Description			•		ory and the le result in	
Operation	$ACC \leftarrow A$.CC+[m]+0	C			
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
			\checkmark	\checkmark	\checkmark	\checkmark
SBCM A,[m]	Subtract of	data memo	ory and ca	rry from th	ne accumu	lator
Description			•		ory and the le result in	
Operation	$[m] \leftarrow AC$	C+[m]+C				
Affected flag(s)						
Affected flag(s)	ТО	PDF	OV	Z	AC	С
Affected flag(s)		PDF	OV √	Z V	AC √	C v
Affected flag(s) SDZ [m]				\checkmark	-	
	Skip if dee The conte instructior instructior tion (2 cyc	crement d ents of the n is skippe n execution cles). Othe	√ ata memo specified d d. If the re n, is discar erwise prod	√ ry is 0 lata memo sult is 0, th ded and a ceed with	-	√ remented g instructio cle is repla
SDZ [m]	Skip if dee The conte instructior instructior tion (2 cyc	crement d ents of the n is skippe n execution cles). Othe	√ ata memo specified d d. If the re n, is discar	√ ry is 0 lata memo sult is 0, th ded and a ceed with	√ ory are decr ne following dummy cy	√ remented g instructio cle is repla
SDZ [m] Description	Skip if der The conte instructior instructior tion (2 cyc Skip if ([m	crement d ents of the n is skippe n execution cles). Othe n]–1)=0, [n	√ ata memo specified d d. If the re n, is discar erwise proo n] ← ([m]–	√ ry is 0 lata memo sult is 0, th ded and a ceed with 1)	√ ory are deci ne following dummy cy the next in	√ remented g instruction cle is repla struction
SDZ [m] Description Operation	Skip if dee The conte instructior instructior tion (2 cyc	crement d ents of the n is skippe n execution cles). Othe	√ ata memo specified d d. If the re n, is discar erwise prod	√ ry is 0 lata memo sult is 0, th ded and a ceed with	√ ory are decr ne following dummy cy	√ remented g instructio cle is repla
SDZ [m] Description Operation	Skip if der The conte instructior instructior tion (2 cyc Skip if ([m	crement d ents of the n is skippe n execution cles). Othe n]–1)=0, [n	√ ata memo specified d d. If the re n, is discar erwise proo n] ← ([m]–	√ ry is 0 lata memo sult is 0, th ded and a ceed with 1)	√ ory are deci ne following dummy cy the next in	√ remented g instruction cle is repla struction
SDZ [m] Description Operation	Skip if der The conte instructior instruction tion (2 cyo Skip if ([m TO 	crement d ents of the n is skippe n execution cles). Othe n]–1)=0, [n PDF	√ ata memo specified d d. If the re n, is discar erwise prod n] ← ([m]– OV	√ ry is 0 lata memo sult is 0, th ded and a ceed with 1) Z	√ ory are deci ne following dummy cy the next in	√ remented g instruction cle is repla struction (C
SDZ [m] Description Operation Affected flag(s)	Skip if der The conte instruction tion (2 cyc Skip if ([m TO Decremen The conte instruction unchange execution		√ ata memo specified d d. If the re n, is discar erwise prod n] ← ([m]– OV emory and specified d d. The resu sult is 0, the ded and a	√ ry is 0 lata memo sult is 0, th ded and a ceed with 1) Z place resu lata memo ult is store le following dummy cy	√ pry are deci the following dummy cy the next in AC 	v remented g instructio cle is repla struction of C C C Skip if 0 remented cumulator n, fetched aced to ge
SDZ [m] Description Operation Affected flag(s) SDZA [m]	Skip if der The conte instruction instruction tion (2 cyc Skip if ([m TO Decremen The conte instruction unchange execution cles). Oth	crement d ents of the s n is skippe n execution cles). Other n]-1)=0, [n PDF 	√ ata memo specified d d. If the re n, is discar erwise prod n] ← ([m]– OV emory and specified d d. The resu sult is 0, the ded and a	√ ry is 0 lata memo sult is 0, th ded and a ceed with 1) Z place resu lata memo ult is store the following dummy cy the next i	√ ory are decine following dummy cy the next in AC ult in ACC, ory are decided in the acc g instruction ycle is replaced.	v remented g instructio cle is repla struction of C C C Skip if 0 remented cumulator n, fetched aced to ge
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if der The conte instruction instruction tion (2 cyc Skip if ([m TO Decremen The conte instruction unchange execution cles). Oth	crement d ents of the s n is skippe n execution cles). Other n]-1)=0, [n PDF 	√ ata memo specified d d. If the re n, is discar erwise proo n] ← ([m]– OV emory and specified d d. The resu sult is 0, th ded and a poceed with	√ ry is 0 lata memo sult is 0, th ded and a ceed with 1) Z place resu lata memo ult is store the following dummy cy the next i	√ ory are decine following dummy cy the next in AC ult in ACC, ory are decided in the acc g instruction ycle is replaced.	v remented g instructio cle is repla struction of C C C Skip if 0 remented cumulator n, fetched aced to ge
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation	Skip if der The conte instruction instruction tion (2 cyc Skip if ([m TO Decremen The conte instruction unchange execution cles). Oth	crement d ents of the s n is skippe n execution cles). Other n]-1)=0, [n PDF 	√ ata memo specified d d. If the re n, is discar erwise proo n] ← ([m]– OV emory and specified d d. The resu sult is 0, th ded and a poceed with	√ ry is 0 lata memo sult is 0, th ded and a ceed with 1) Z place resu lata memo ult is store the following dummy cy the next i	√ ory are decine following dummy cy the next in AC ult in ACC, ory are decided in the acc g instruction ycle is replaced.	v remented g instructio cle is repla struction of C C C Skip if 0 remented cumulator n, fetched aced to ge



SET [m]	Set data memory							
Description	Each bit of the specified data memory is set to 1.							
Operation	[m] ← FFH							
Affected flag(s)								
	TO PDF OV Z AC C							
SET [m]. i	Set bit of data memory							
Description	Bit i of the specified data memory is set to 1.							
Operation	[m].i ← 1							
Affected flag(s)								
	TO PDF OV Z AC C							
SIZ [m]	Skip if increment data memory is 0							
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the fol- lowing instruction, fetched during the current instruction execution, is discarded and a							
	dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with							
	the next instruction (1 cycle).							
Operation	Skip if ([m]+1)=0, [m] ← ([m]+1)							
Affected flag(s)								
	TO PDF OV Z AC C							
SIZA [m]	Increment data memory and place result in ACC, skip if 0							
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the next	t						
·	instruction is skipped and the result is stored in the accumulator. The data memory re-							
	mains unchanged. If the result is 0, the following instruction, fetched during the current in- struction execution, is discarded and a dummy cycle is replaced to get the proper							
	instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).							
Operation	Skip if ([m]+1)=0, ACC ← ([m]+1)							
Affected flag(s)								
	TO PDF OV Z AC C							
SNZ [m].i	Skip if bit i of the data memory is not 0							
Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data	a						
	memory is not 0, the following instruction, fetched during the current instruction execution							
	is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other- wise proceed with the next instruction (1 cycle).	-						
Operation	skip if [m].i≠0							
Affected flag(s)	օաթ ու իուի.⊬օ							
	TO PDF OV Z AC C							



SUB A,[m]	Subtract	data mem	ory from th		lator	
Description	The spec		nemory is :			contents o
Operation	$ACC \leftarrow A$	CC+[m]+	1			
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
			\checkmark	\checkmark	√	\checkmark
SUBM A,[m]	Subtract	data mem	ory from th	e accumu	lator	
Description		ified data r he data m	memory is s emory.	subtracted	l from the c	contents o
Operation	$[m] \leftarrow AC$	C+[m]+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	\checkmark	\checkmark	\checkmark	\checkmark
SUB A,x	Subtract	immediate	data from	the accun	nulator	
Description	The imme	ediate data	specified l It in the ac	by the cod	e is subtra	cted from
Operation	$ACC \leftarrow A$	CC+x+1				
Affected flag(s)	[
	ТО	PDF	OV	Z	AC	С
		_	\checkmark	\checkmark	\checkmark	\checkmark
SWAP [m]	Swap nib	bles withir	n the data r	nemory		
Description		order and interchang	high-order led.	nibbles of	the specif	ied data r
Operation	[m].3~[m]	.0 ↔ [m].7	7~[m].4			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	_			
SWAPA [m]	Swap dat	a memory	and place	result in t	he accumi	ulator
Description			nigh-order i accumulat			
Operation		-	m].7~[m].4 m].3~[m].0			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С



Description If the contents of the specified data memory are 0, the following the current instruction execution, is discarded and a dummy proper instruction (2 cycles). Otherwise proceed with the new Skip if [m]=0 Affected flag(s) \overline{TO} PDF OV Z AC C SZA [m] Move data memory to ACC, skip if 0 Description The contents of the specified data memory are copied to the a 0, the following instruction, facthed during the current instruation and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if [m]=0 Affected flag(s) \overline{TO} PDF OV Z AC C Operation Skip if [m]=0 Skip if [m]=0 If bit i of the specified data memory is 0 If bit i of the specified data memory is 0. If bit i of the specified data memory is 0. Description If bit i of the specified data memory is 0. If bit i of the specified data memory are cycle is replation (2 cycles). Otherwise proceed with the next instruction (2 cycle	SZ [m]	Skin if da	ta memor	vie 0			
Operation Skip if [m]=0 Affected flag(s) TO PDF OV Z AC C		If the cont the curre	ents of the nt instructi	e specified on executi	on, is disc	carded and	l a dumm
Affected flag(s) TO PDF OV Z AC C	Operation				Julei wise	proceed w	nui uie ne
TO PDF OV Z AC C - - - - - - - - SZA [m] Move data memory to ACC, skip if 0 Description The contents of the specified data memory are copied to the at 0, the following instruction, fetched during the current instruand a dummy cycle is replaced to get the proper instruction (with the next instruction (1 cycle). Operation Skip if [m]=0 Affected flag(s) TO PDF OV Z AC C - - - - - - - - SZ [m].i Skip if bit i of the data memory is 0 If bit i of the specified data memory is 0. Description If bit i of the specified data memory is 0, the following instruction instruction execution, is discarded and a dummy cycle is replation (2 cycles). Otherwise proceed with the next instruction (2 cycles). Otherwise proceed (2 cy		ende in Erri] 0				
Description The contents of the specified data memory are copied to the a 0, the following instruction, fetched during the current instruand a dummy cycle is replaced to get the proper instruction (with the next instruction (1 cycle). Operation Skip if [m]=0 Affected flag(s) TO PDF OV Z AC C $ -$ SZ [m].i Skip if bit i of the data memory is 0 If bit i of the specified data memory is 0, the following instruction instruction execution, is discarded and a dummy cycle is replation (2 cycles). Otherwise proceed with the next instruction (0 peration Operation Skip if [m].i=0 Affected flag(s) TO PDF OV Z AC C $ -$		ТО	PDF	OV	Z	AC	С
Description The contents of the specified data memory are copied to the a 0, the following instruction, fetched during the current instruand a dummy cycle is replaced to get the proper instruction (with the next instruction (1 cycle). Operation Skip if [m]=0 Affected flag(s) TO PDF OV Z AC C $ -$ SZ [m].i Skip if bit i of the data memory is 0 If bit i of the specified data memory is 0, the following instruction instruction execution, is discarded and a dummy cycle is replation (2 cycles). Otherwise proceed with the next instruction (0 peration Operation Skip if [m].i=0 Affected flag(s) TO PDF OV Z AC C $ -$					_	_	
0, the following instruction, fetched during the current instruand a dummy cycle is replaced to get the proper instruction (with the next instruction (1 cycle). Operation Skip if [m]=0 Affected flag(s) TO PDF OV Z AC C	SZA [m]	Move dat	a memory	to ACC, s	kip if 0		
and a dummy cycle is replaced to get the proper instruction (with the next instruction (1 cycle).OperationSkip if [m]=0Affected flag(s) TO PDFOVZACCSZ [m].iSkip if bit i of the data memory is 0If bit i of the specified data memory is 0, the following instruction instruction execution, is discarded and a dummy cycle is replation (2 cycles). Otherwise proceed with the next instruction (OperationOperationSkip if [m].i=0Affected flag(s) TO PDFOVZACCTABRDC [m]Move the ROM code (current page) to TBLH and data mem DescriptionThe low byte of ROM code (current page) addressed by the t to the specified data memory and the high byte transferred to to the specified data memory and the high byte transferred to the to the specified data memory and the high byte transferred to to the specified data memory and the high byte transferred to the data memory and the high byte transferred to 	Description			•		•	
Affected flag(s) TO PDF OV Z AC C $ -$ SZ [m].i Skip if bit i of the data memory is 0 If bit i of the specified data memory is 0, the following instruction instruction execution, is discarded and a dummy cycle is replation (2 cycles). Otherwise proceed with the next instruction (1 cycles). Otherwise proceed with the next instruction (1 cycles). Otherwise proceed with the next instruction (1 cycles). Otherwise proceed (low byte) TBLH (cold flag(s) TO PDF <t< td=""><td></td><td>and a dur</td><td>nmy cycle</td><td>is replaced</td><td>d to get the</td><td></td><td></td></t<>		and a dur	nmy cycle	is replaced	d to get the		
TOPDFOVZACCSZ [m].iSkip if bit i of the data memory is 0DescriptionIf bit i of the specified data memory is 0, the following instruction instruction execution, is discarded and a dummy cycle is replation (2 cycles). Otherwise proceed with the next instruction of OperationOperationSkip if [m].i=0Affected flag(s)TOPDFOVZACCTABRDC [m]Move the ROM code (current page) to TBLH and data memory and the high byte transferred to the specified data memory and the high byte transferred to the specified data memory and the high byte transferred to the specified data memory and the high byte transferred to the specified data memory and the high byte transferred to the specified data memory and the high byte transferred to the specified data memory and the high byte transferred to the specified data memory and the high byte transferred to the specified data memory and the high byte transferred to TBLH \leftarrow ROM code (low byte)Affected flag(s)TOPDFOVZACCTABRDL [m]Move the ROM code (last page) to TBLH and data memoryDescriptionThe low byte of ROM code (last page) addressed by the tab the data memory and the high byte transferred to TBLH directorOperation[m] \leftarrow ROM code (low byte)TBLH \leftarrow ROM code (low byte)TABRDL [m]Move the ROM code (low byte)TBLH \leftarrow ROM code (low byte)Operation[m] \leftarrow ROM code (low byte)TBLH \leftarrow ROM code (low byte)TBLH \leftarrow	Operation	Skip if [m]=0				
SZ [m].i Skip if bit i of the data memory is 0 Description If bit i of the specified data memory is 0, the following instruction instruction execution, is discarded and a dummy cycle is replation (2 cycles). Otherwise proceed with the next instruction (0 cycles). Otherwise proceed with the next instruction (2 cycles). Otherwise proceed with the next instruction (0 cycles). Otherwise proceed with the next instruction (2 cycles). Otherwise proceed with the next instruction (2 cycles). Otherwise proceed with the next instruction (2 cycles). Otherwise proceed with the next instruction (0 cycles). Tabut and data memory and the high byte transferred to the specified data memory and the high byte transferred to TBLH dire (0 cycles). Affected flag(s) TO PDF OV Z AC C TABRDL [m] Move the ROM code (last page) to TBLH and data memory TBLH \leftarrow ROM code (last page) addressed by the table the data memory and the high byte transferred to TBLH dire (0 cycle). TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte)	Affected flag(s)						
DescriptionIf bit i of the specified data memory is 0, the following instruction instruction execution, is discarded and a dummy cycle is replation (2 cycles). Otherwise proceed with the next instruction (2 cycles). TABRDC [m] Move the ROM code (low byte) Operation TO PDF OV Z AC C Image: To the problem of the problem of the data memory and the high byte transferred to TBLH and data memory Description The low byte of ROM code (last page) to TBLH and data memory Description The low byte of ROM code (last page) addressed by the table the data memory and the high byte transferred to TBLH direction (1 cycles). TBLH (ТО	PDF	OV	Z	AC	C
Description If bit i of the specified data memory is 0, the following instruction instruction execution, is discarded and a dummy cycle is replation (2 cycles). Otherwise proceed with the next instruction (2 cycles). TABRDC [m] Move the ROM code (low byte) TBLH \leftarrow ROM code (last page) to TBLH and data memory Description The low byte of ROM code (last page) addressed by the table the data memory and the high byte transferred to TBLH direction (m) \leftarrow ROM code (low byte) Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) Operation [m] \leftarrow ROM code (low byte) TB			_				
Description If bit i of the specified data memory is 0, the following instruction instruction execution, is discarded and a dummy cycle is replation (2 cycles). Otherwise proceed with the next instruction of Skip if [m].i=0 Affected flag(s) TO PDF OV Z AC C Image: the system of the sy	SZ [m].i	Skip if bit	i of the da	ata memor	v is 0		
TOPDFOVZACCTABRDC [m]Move the ROM code (current page) to TBLH and data memDescriptionThe low byte of ROM code (current page) addressed by the t to the specified data memory and the high byte transferred tOperation[m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (high byte)Affected flag(s)TOPDFOVZACCCTABRDL [m]Move the ROM code (last page) to TBLH and data memory The low byte of ROM code (last page) addressed by the tabl the data memory and the high byte transferred to TBLH dire OperationMove the ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) Affected flag(s)Affected flag(s)	Operation	tion (2 cy	cles). Othe				
TABRDC [m]Move the ROM code (current page) to TBLH and data memDescriptionThe low byte of ROM code (current page) addressed by the t to the specified data memory and the high byte transferred to OperationOperation[m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (high byte)Affected flag(s) TO TABRDL [m]Move the ROM code (last page) to TBLH and data memory DescriptionTABRDL [m]Move the ROM code (last page) to TBLH and data memory The low byte of ROM code (last page) addressed by the table the data memory and the high byte transferred to TBLH direct OperationOperation[m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (last page) addressed by the table the data memory and the high byte transferred to TBLH direct OperationAffected flag(s)[m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (high byte)Affected flag(s)	Affected flag(s)						
Description The low byte of ROM code (current page) addressed by the t to the specified data memory and the high byte transferred t Operation $[m] \leftarrow ROM$ code (low byte) TBLH \leftarrow ROM code (high byte) Affected flag(s) $\boxed{TO PDF OV Z AC C}$ $_ _ _ _ _ _ _ _ _ _ _ _$ TABRDL [m] Move the ROM code (last page) to TBLH and data memory The low byte of ROM code (last page) addressed by the table the data memory and the high byte transferred to TBLH dire Operation Operation $[m] \leftarrow ROM$ code (low byte) TBLH \leftarrow ROM code (last page) addressed by the table the data memory and the high byte transferred to TBLH dire TBLH \leftarrow ROM code (high byte) Affected flag(s) $[m] \leftarrow ROM$ code (high byte)		то	PDF	OV	Z	AC	C
Description The low byte of ROM code (current page) addressed by the tate to the specified data memory and the high byte transferred to the specified data memory and the high byte transferred to the specified data memory and the high byte transferred to the specified data memory and the high byte transferred to the specified data memory and the high byte. Affected flag(s) Image:			_				
to the specified data memory and the high byte transferred to Operation $(m] \leftarrow ROM code (low byte)$ TBLH $\leftarrow ROM code (high byte)$ Affected flag(s) $\boxed{TO PDF OV Z AC C}$ $_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ $	TABRDC [m]	Move the	ROM cod	e (current	page) to T	BLH and	data merr
Affected flag(s) TO PDF OV Z AC C $ -$ TABRDL [m] Move the ROM code (last page) to TBLH and data memory Description The low byte of ROM code (last page) addressed by the table the data memory and the high byte transferred to TBLH direct Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (high byte) Affected flag(s) $ -$	Description		•				•
TOPDFOVZACCTABRDL [m]Move the ROM code (last page) to TBLH and data memoryDescriptionThe low byte of ROM code (last page) addressed by the table the data memory and the high byte transferred to TBLH direct OperationOperation[m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (high byte)Affected flag(s)	Operation		`	• /	e)		
TABRDL [m] Move the ROM code (last page) to TBLH and data memory Description The low byte of ROM code (last page) addressed by the table the data memory and the high byte transferred to TBLH dire Operation [m] ← ROM code (low byte) TBLH ← ROM code (high byte) Affected flag(s)	Affected flag(s)						
DescriptionThe low byte of ROM code (last page) addressed by the table the data memory and the high byte transferred to TBLH direOperation $[m] \leftarrow ROM$ code (low byte) TBLH \leftarrow ROM code (high byte)Affected flag(s)		ТО	PDF	OV	Z	AC	С
DescriptionThe low byte of ROM code (last page) addressed by the table the data memory and the high byte transferred to TBLH diredOperation $[m] \leftarrow ROM$ code (low byte) TBLH \leftarrow ROM code (high byte)Affected flag(s)			_	_	_	_	
$\begin{array}{c} \mbox{the data memory and the high byte transferred to TBLH dire}\\ \mbox{Operation} & [m] \leftarrow {\sf ROM \ code \ (low byte)}\\ \mbox{TBLH} \leftarrow {\sf ROM \ code \ (high byte)}\\ \mbox{Affected flag(s)} \end{array}$	TABRDL [m]	Move the	ROM cod	le (last pag	je) to TBLI	H and data	a memory
TBLH \leftarrow ROM code (high byte) Affected flag(s)	Description		•		,		•
	Operation			• ,	e)		
TO PDF OV Z AC C	Affected flag(s)						
		то	PDF	OV	Z	AC	С
			_				


	510
HOLTEK	


XOR A,[m]	Logical XOR accumulator with data memory							
Description		ne accumu operation						
Operation	$ACC \leftarrow A$	ACC "XOR	" [m]					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
	_	_	_	\checkmark				
XORM A,[m]	Logical X	OR data n	nemory wit	th the accu	Imulator			
Description		ne indicate operation.				•		
Operation	[m] ← A0	C "XOR"	[m]					
Affected flag(s)								
	ТО	PDF	OV	Z	AC	С		
				\checkmark				
XOR A,x	Logical X	OR immed	diate data t	to the accu	umulator			
Description		e accumul he result i		•	•			
Operation	$ACC \leftarrow A$	ACC "XOR	″ X					
Operation Affected flag(s)	ACC ← A	ACC "XOR	″ X					
•	ACC ← A	ACC "XOR	″ x OV	Z	AC	С		



Package Information

28-pin SKDIP (300mil) Outline Dimensions









Symbol	Dimensions in mil						
Symbol	Min.	Nom.	Max.				
A	1375	—	1395				
В	278	—	298				
С	125	_	135				
D	125	_	145				
E	16	_	20				
F	50	—	70				
G		100	_				
Н	295	_	315				
I	330		375				
α	0°		15°				



28-pin SOP (300mil) Outline Dimensions






Symbol	Dimensions in mil						
Symbol	Min.	Nom.	Max.				
А	394	_	419				
В	290	_	300				
С	14		20				
C'	697		713				
D	92		104				
E	_	50	_				
F	4		_				
G	32	_	38				
Н	4		12				
α	0°	_	10°				



Product Tape and Reel Specifications

Reel Dimensions




SOP 28W (300mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13+0.5 0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2



Carrier Tape Dimensions



Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24±0.3
Р	Cavity Pitch	12±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	10.85±0.1
B0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3

Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2005 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.